

Product Specification

400G-DR4+ QSFP-DD

Finisar® Transceiver

FTCD4533E2PxM

PRODUCT FEATURES

- Hot-pluggable QSFP-DD type 2 form factor
- Supports 425Gb/s aggregate bit rate
- 2km over parallel SMF
- Power dissipation <10W (limited temp) or < 12W (c-temp)
- RoHS-6 compliant
- Case temperature range of 20°C to +60°C (limited temp) or 0°C to +70°C (c-temp)
- Single 3.3V power supply
- 4x100Gb/s PAM4 serial lanes
- 8x50G PAM4 retimed electrical interface
- Parallel MPO receptacle
- I2C management interface



APPLICATIONS

- 400G DR4+ (2km) applications with FEC
- 100GbE breakout applications

Finisar's FTCD4533E2PxM DR4+ QSFP-DD transceiver modules are designed for use in 400 Gigabit Ethernet links on up to 2km of single mode fiber. They are compliant with the QSFP-DD MSA, QSFP28 MSA¹, PSM4 MSA², IEEE P802.3cu and portions of IEEE P802.3bm⁶. Digital diagnostic functions are available via the I2C interface, as specified by the QSFP28 MSA and Finisar Application Note AN-20xx⁵. The optical transceiver is RoHS compliant as described in Application Note AN-2038^{3,4}.

PRODUCT SELECTION


FTCD4533E2PxM (Application select 1 set to 4x100G mode) FTCD4533E2PxM-4A (Application select 1 set to 400G mode)

E: Ethernet protocol
P: Pull-tab type release


C or L: Commercial or Limited temperature range

M: MPO receptacle

I. Pin Descriptions



Bottom side viewed from bottom



Top side viewed from top

Figure 1 – QSFP-DD -compliant 76-pin connector (per QSFP-DD MSA)

Pad	Logic	Symbol	Description	Plug	Notes
	20920	0,102	2 course of the	Sequence ⁴	
1		GND	Ground	1B	1
2	CML-I	Tx2n	Transmitter Inverted Data Input	3B	-
3	CML-I	Ти2р	Transmitter Non-Inverted Data Input	3B	
4	0.12 2	GND	Ground	1B	1
5	CML-I	Tx4n	Transmitter Inverted Data Input	3B	-
6	CML-I	Tx4p	Transmitter Non-Inverted Data Input	3B	
7	CIID I	GND	Ground	1B	1
8	LVTTL-I		Module Select	3B	1
9		ResetL	Module Reset	3B	
10	TALIT-I	VccRx	+3.3V Power Supply Receiver	2B	2
11	TITOMOG	SCL			2
11	LVCMOS- I/O	SCL	2-wire serial interface clock	3B	
12	LVCMOS-	SDA	2-wire serial interface data	3B	
12	I/O	SDA	2-wife Serial Interlace data	35	
10	1/0	GND	Correct	1B	,
13	CMT O		Ground		1
14	CML-0	Rx3p	Receiver Non-Inverted Data Output	3B	
15	CML-0	Rx3n	Receiver Inverted Data Output	3B	_
16		GND	Ground	1B	1
17	CML-0	Rxlp	Receiver Non-Inverted Data Output	3B	
18	CML-O	Rxln	Receiver Inverted Data Output	3B	
19		GND	Ground	1B	1
20		GND	Ground	1B	1
21	CML-O	Rx2n	Receiver Inverted Data Output	3B	
22	CML-O	Rx2p	Receiver Non-Inverted Data Output	3B	
23		GND	Ground	1B	1
24	CML-O	Rx4n	Receiver Inverted Data Output	3B	
25	CML-O	Rx4p	Rx4p Receiver Non-Inverted Data Output		
26		GND	Ground	1B	1
27	LVTTL-0	ModPrsL	Module Present	3B	
28	LVTTL-0	IntL Interrupt		3B	
29		VccTx	+3.3V Power supply transmitter	2B	2
30		Vccl			2
31	LVTTL-I	InitMode	Initialization mode; In legacy QSFP	3B	
			applications, the InitMode pad is called		
			LPMODE		
32		GND	Ground	1B	1
33	CML-I	ТхЗр	Transmitter Non-Inverted Data Input	3B	
34	CML-I	Tx3n	Transmitter Inverted Data Input	3B	
35		GND	Ground	1B	1
36	CML-I	Txlp	Transmitter Non-Inverted Data Input	3B	
37	CML-I	Txln	Transmitter Inverted Data Input	3B	
38		GND	Ground	1B	1
39	l	GND	Ground	1A	11
40	CML-I	Tx6n	Transmitter Inverted Data Input	3A	-
41	CML-I	Тибр	Transmitter Non-Inverted Data Input	3A	
42	J.12 I	GND	Ground	1A	1
43	CML-I	Tx8n	Transmitter Inverted Data Input	3A	-
44	CML-I		Transmitter Non-Inverted Data Input	3A	
45	OHL-I	Tx8p GND	Ground	1A	1
46		Reserved	For future use Module Vendor Specific 1	3A	3
47		VS1		3A	3
48		VccRx1 3.3V Power Supply		2A	2
49		VS2 Module Vendor Specific 2		3A	3
50		VS3 Module Vendor Specific 3		3A	3
51		GND	Ground	1A	1
52	CML-0	Rx7p	Receiver Non-Inverted Data Output	3A	
53	CML-0	Rx7n	Receiver Inverted Data Output	3A	
54		GND	Ground	1A	1
55	CML-0	Rx5p	Receiver Non-Inverted Data Output	3A	

56	CML-0				
	CHE-0	Rx5n	Receiver Inverted Data Output	3A	
57		GND	Ground	1A	1
58		GND	Ground	1A	1
59	CML-O	Rx6n	Receiver Inverted Data Output	3A	
60	CML-O	Rx6p	Receiver Non-Inverted Data Output	3A	
61		GND	Ground	1A	1
62	CML-O	Rx8n	Receiver Inverted Data Output	3A	
63	CML-O	Rx8p	Receiver Non-Inverted Data Output	3A	
64		GND	Ground	1A	1
65		NC	No Connect	3A	3
66		Reserved	For future use	3A	3
67		VccTxl	3.3V Power Supply	2A	2
68		Vcc2	3.3V Power Supply	2A	2
69		Reserved	For Future Use	3A	3
70		GND	Ground	1A	1
71	CML-I	Tx7p	Transmitter Non-Inverted Data Input	3A	
72	CML-I	Tx7n	Transmitter Inverted Data Input	3A	
73		GND	Ground	1A	1
74	CML-I	Tx5p	Transmitter Non-Inverted Data Input	3A	
75	CML-I	Tx5n	Transmitter Inverted Data Input	3A	
76		GND	Ground	1A	1

Note 1: QSFP-DD uses common ground (GND) for all signals and supply (power). All are common within the QSFP-DD module and all module voltages are referenced to this potential unless otherwise noted. Connect these directly to the host board signal-common ground plane.

Note 2: VccRx, VccRx1, Vcc1, Vcc2, VccTx and VccTx1 shall be applied concurrently. Requirements defined for the host side of the Host Card Edge Connector are listed in Table 4. VccRx, VccRx1, Vcc1, Vcc2, VccTx and VccTx1 may be internally connected within the module in any combination. The connector Vcc pins are each rated for a maximum current of 1000 mA.

Note 3: All Vendor Specific, Reserved and No Connect pins may be terminated with 50 ohms to ground on the host. Pad 65 (No Connect) shall be left unconnected within the module. Vendor specific and Reserved pads shall have an impedance to GND that is greater than 10 kOhms and less than 100 pF.

Note 4: Plug Sequence specifies the mating sequence of the host connector and module. The sequence is 1A, 2A, 3A, 1B, 2B, 3B. (see Figure 2 for pad locations) Contact sequence A will make, then break contact with additional QSFP-DD pads. Sequence 1A, 1B will then occur simultaneously, followed by 2A, 2B, followed by 3A, 3B.

II. Absolute Maximum Ratings

Module performance is not guaranteed beyond the operating range (see Section VI). Exceeding the limits below may damage the transceiver module permanently.

Parameter	Symbol	Min	Тур	Max	Unit	Ref.
Maximum Supply Voltage	Vcc	-0.5		4.0	V	
Storage Temperature	T_{S}	-40		+85	°C	
Case Operating Temperature	Тор	0		+70	°C	c-temp
		20		+60		limited temp
Relative Humidity	RH	15		85	%	1
Receiver Damage Threshold, per Lane	P_{Rdmg}	5			dBm	

Notes

1. Non-condensing.

III. Electrical Characteristics (EOL, $T_{OP} = 0$ to +70 °C, $V_{CC} = 3.135$ to 3.465 Volts)

Parameter	Symbol	Min	Тур	Max	Unit	Ref.		
Supply Voltage	Vcc	3.135	3.3	3.465	V			
Supply Current	Icc			3.83	A			
Module total power	P			12	W	c-temp		
_				10	W	limited		
						temp 1		
Transmitter								
Signaling rate per lane		26.5	$625 \pm 100 \text{ p}$	pm.	Gbd			
Differential data input voltage per lane	Vin,pp,diff	900			mV	2		
Differential input return loss			quation (83		dB			
			EEE802.3b1		uD.			
Differential to common mode input			quation (83		dB			
return loss		IF	EEE802.3b1					
Differential termination mismatch				10	%			
Module stress input test			er 120E.3.4			3		
•			EEE802.3b			3		
Single-ended voltage tolerance range		-0.4		3.3	V			
DC common mode voltage		-350		2850	mV	4		
Receiver								
Signaling rate per lane		26.5	$625 \pm 100 \text{ p}$	pm.	Gbd			
AC common-mode output voltage				17.5	mV			
(RMS)				17.3	111 V			
Differential output voltage				900	mV			
Near-end ESMW (Eye symmetry		0.265			UI			
mask width)		0.203			01			
Near-end Eye height, differential		70			mV			
(min)		70			111 V			
Far-end ESMW (Eye symmetry mask		0.2			UI			
width)								
Far-end Eye height, differential (min)		30			mV			
Far-end pre-cursor ISI ratio		-4.5		2.5	dB			
Differential output return loss			equation 83					
-			EEE802.3b1					
Common to differential mode			equation 83					
conversion return loss		II	EEE802.3b1					
Differential termination mismatch				10	%			
Transition time (min, 20% to 80%)		9.5			ps			
DC common mode voltage (min)		-350	ļ	2850	mV	4		

Notes:

- 1. Maximum total power value is specified across the full temperature and voltage range.
- 2. With the exception to 120E.3.1.2 that the pattern is PRBS31Q or scrambled idle.
- 3. Meets specified BER
- 4. DC common mode voltage generated by the host. Specification includes effects of ground offset voltage.

IV. Optical Characteristics (EOL, $T_{OP} = 0$ to +70 °C, $V_{CC} = 3.135$ to 3.465 Volts)

Parameter	Symbol	Min	Тур	Max	Unit	Ref.
Transmitter						
Signaling rate (each lane (range)		$53.125 \pm 100 \text{ ppm}$			GBd	
Modulation format			PAM4			
Lane wavelength (range)			1304.5 to 131	7.5	nm	
Side-mode suppression ratio (SMSR)		30			dB	
Average launch power, each lane				4	dBm	
Average launch power, each lane		-3.1			dBm	1
Outer Optical Modulation Amplitude (OMAouter), each lane				4.2	dBm	
Outer Optical Modulation Amplitude (OMAouter) (min)b for TDECQ <1.4 dB for 1.4 dB ≤ TDECQ ≤ 3.4 dB		-0.1 -1.5 + TDECQ			dBm	
Transmitter and dispersion eye closure for PAM4 (TDECQ), each lane				3.4	dB	
TECQ				3.4		
TDECQ – TECQ				2.5		
Average launch power of OFF transmitter, each lane				-15	dBm	
Extinction ratio		3.5			dB	
Transmitter transition time				17	pS	
Transmitter over/under-shoot				22	%	
Transmitter peak-to-peak power				5	dBm	
RINxOMA, where x is the optical return loss tolerance				-136	dB/Hz	
Optical return loss tolerance				17.1	dB	
Transmitter reflectance				-26	dB	2

Notes:

- 1. Average launch power, each lane (min) is informative and not the principal indicator of signal strength. A transmitter with launch power below this value cannot be compliant; however, a value above this does not ensure compliance.
- 2. Transmitter reflectance is defined looking into the transmitter

Parameter	Symbol	Min	Тур	Max	Unit	Ref.
Receiver						
Signaling rate (each lane (range)		5	3.125 ± 100	ppm	GBd	
Modulation format			PAM4			
Lane wavelength (range)			1304.5 to 131	7.5	nm	
Damage threshold, each lane			5		dBm	1
Average receive power, each lane				4	dBm	
Average receive power, each lane		-7.1			dBm	2
Receive power (OMAouter), each lane				4.2	dBm	
Receiver reflectance				-26	dB	
Receiver sensitivity (OMAouter) for TECQ < 1.4 dB for 1.4 dB \leq TECQ \leq 3.4 dB				-4.5 -5.9 + TECQ	dBm	
Stressed receiver sensitivity (OMAouter), each lane				-2.5	dBm	3
Conditions of stressed receiver sensitivit	y test:			<u>'</u>		
Stressed eye closure for PAM4 (SECQ), lane under test		3.4		dB	4	

Notes:

- 1. The receiver shall be able to tolerate, without damage, continuous exposure to an optical input signal having this average power level.
- 2. Average receive power, each lane (min) is informative and not the principal indicator of signal strength. A received power below this value cannot be compliant; however, a value above this does not ensure compliance.
- 3. Measured with conformance test signal at TP3 (see 124.8.9) for the BER specified in 124.1.1.
- 4. These test conditions are for measuring stressed receiver sensitivity. They are not characteristics of the receiver.

V. General Specifications

Parameter		Symbol	Min	Тур	Max	Units	Ref.
Bit Rate (all wavelengths combined)		BR			425	Gb/s	
Bit Error Ratio		BER			2.4E-4		1
Maximum Supported Distances							
Fiber Type							
SMF per G.652		Lmax1			2000	m	

Notes:

VI. Environmental Specifications

Finisar FTCD4533E2PxM DR4+ QSFP-DD transceivers have an operating case temperature range of 0°C to +70°C.

Parameter	Symbol	Min	Тур	Max	Units	Ref.
Case Operating Temperature	T_{op}	0		+70	°C	
Storage Temperature	T_{sto}	-40		+85	°C	

VII. Regulatory Compliance

Finisar FTCD4533E2PxM DR4+ QSFP-DD transceivers are Class 1 Laser Products. They are certified per the following standards:

Feature	Agency	Standard
Laser Eye Safety	FDA/CDRH	CDRH 21 CFR 1040 and Laser Notice 56
Laser Eye Safety	UL	IEC 60825-1:2014 IEC 60825-2: 2004+A1+A2
Electrical Safety	UL	IEC 62368-1:2018
Electrical	UL/CSA	CLASS 3862.07
Safety		CLASS 3862.87

Copies of the referenced certificates are available at Finisar Corporation upon request.

CAUTION: Use of controls or adjustments or performance of procedures other than those specified herein may result in hazardous radiation exposure.

^{1.} As defined by IEEE P802.3bs.

III. Digital Diagnostics Functions

FTCD4533E2PxM DR4+ QSFP-DD transceivers support the I2C-based diagnostics interface specified by the SFF Commitee¹. See also Finisar Application Note AN-20xx (TBD).

IX. Memory Contents

Per QSFP-DD MSA Specification¹. See Finisar Application Note AN-20xx (TBD).

XI. Mechanical Specifications

Finisar FTCD4533E2PxM DR4+ QSFP-DD transceivers are compatible with the QSFP-DD Type 2 Specification for pluggable form factor modules.




Figure 2. FTCD4533E2PxM Mechanical Dimensions.



Figure 3. Product Label

XII. References

- 1. QSFP-DD Specification for QSFP Double Density 8X Pluggable Transceiver
- 2. SFF-8665: "QSFP+ 28Gb/s 4X Pluggable Transceiver Solution (QSFP28)", Rev 1.9, June 29, 2015 and associated SFF documents referenced therein:
 - i. SFF-8661
 - ii. SFF-8679
 - iii. SFF-8636
 - iv. SFF-8662
 - v. SFF-8663
 - vi. SFF-8672
 - vii. SFF-8683
- 3. Directive 2011/65/EU of the European Parliament and of the Council, "on the restriction of the use of certain hazardous substances in electrical and electronic equipment," July 1, 2011.
- 4. "Application Note AN-2038: Finisar Implementation Of RoHS Compliant Transceivers", Finisar Corporation, January 21, 2005.
- 5. Application Note AN-2153, Initialization, Finisar Corporation.
- 6. Application Note AN-2154, EEPROM Map, Finisar Corporation.
- 7. IEEE P802.3bs, 400GAUI-8 Interface.

For More Information:

II-VI Incorporated 375 Saxonburg Boulevard Saxonburg, PA 16056 photonics.sales@ii-vi.com www.ii-vi.com