

# Monolithic 5A/23V, 500kHz Synchronous Step-down Converter

#### DESCRIPTION

The MP8775 is a monolithic high frequency synchronous rectified step-down switch mode converter with built in internal power MOSFETs. It offers a very compact solution to achieve more than 5A output current over a wide input supply range with excellent load and line regulation. The integrated low side FET achieves  $19m\Omega$  for high efficiency. The MP8775 operates at high efficiency over a wide output current load range.

Current mode operation provides fast transient response and eases loop stabilization. The device also uses proprietary AAM operation for high efficiency.

Full protection features include OCP and thermal shut down.

The MP8775 is available in space saving 3mm x 4mm 14-pin QFN and 8 pin SOIC with exposed pad packages.

### **FEATURES**

- Wide 4.5 to 23V Operating Input Range
- 5A Output Current
- 19mΩ LS FET
- Proprietary Switching Loss Reduction Technique
- Fixed 500kHz Switching Frequency
- Internal Compensation
- OCP Protection and Thermal Shutdown
- Output Adjustable from 0.8V
- Available in 14-pin QFN3x4 and SOIC8E packages


# **APPLICATIONS**

- Notebook Systems and I/O Power
- Networking Systems
- Digital Set Top Boxes
- Personal Video Recorders
- Flat Panel Television and Monitors
- Distributed Power Systems


"MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.

The information in this datasheet about the product and its associated technologies are proprietary and intellectual property of Monolithic Power Systems and are protected by copyright and pending patent applications.

# TYPICAL APPLICATION



# Efficiency





### ORDERING INFORMATION

|   | Part Number | Package   | Top Marking | Free Air Temperature (T <sub>A</sub> ) |
|---|-------------|-----------|-------------|--|
| Ī | MP8775EL*   | 3x4 QFN14 | 8775        | -20°C to +85°C                         |
| Ī | MP8775EN**  | SOIC8E    | MP8775EN    | -20°C to +85°C                         |


\* For Tape & Reel, add suffix –Z (e.g. MP8775EL–Z);

For RoHS compliant packaging, add suffix -LF; (e.g. MP8775EL-LF-Z)

\*\* For Tape & Reel, add suffix -Z (e.g. MP8775EN-Z);

For RoHS compliant packaging, add suffix -LF; (e.g. MP8775EN-LF-Z)

# PACKAGE REFERENCE



# ABSOLUTE MAXIMUM RATINGS (1)

| Supply Voltage V <sub>IN</sub> 2                    | 5V                |
|---|-------------------|
| V <sub>SW</sub> 0.3V (-5V for 10ns) to 2            | 5V                |
| $V_{BS}$  | 6V                |
| All Other Pins0.3V to +                             |                   |
| Continuous Power Dissipation $(T_A = +25^{\circ}C)$ | ;) <sup>(2)</sup> |
| 2.6   | 3W                |
| Junction Temperature150                             | °C                |
| Lead Temperature260                                 | °C                |
| Storage Temperature65°C to +150                     | °C                |

# 

| Thermal Resistance (4) |    |    |      |
|------------------------|----|----|------|
| 3x4 QFN14              | 48 | 11 | °C/W |
| SOIC8 (Exposed Pad)    |    |    |      |

#### Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T<sub>J</sub> (MAX), the junction-to-ambient thermal resistance θ<sub>JA</sub>, and the ambient temperature T<sub>A</sub>. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P<sub>D</sub> (MAX) = (T<sub>J</sub> (MAX)-T<sub>A</sub>) /θ<sub>JA</sub>. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.

© 2013 MPS. All Rights Reserved.



# **ELECTRICAL CHARACTERISTICS**

 $V_{IN}$  = 12V,  $T_A$  = +25°C, unless otherwise noted.

| Parameters  | Symbol               | Condition                                  | Min | Тур  | Max | Units    |
|---|----------------------|--|-----|------|-----|----------|
| Supply Current (Shutdown)                                     | I <sub>IN</sub>      | $V_{EN} = 0V$                              |     | 0    |     | μA       |
| Supply Current (Quiescent)                                    | I <sub>IN</sub>      | $V_{EN}$ = 2V, $V_{FB}$ = 1V               |     | 1    |     | mA       |
| HS Switch On Resistance (5)                                   | HS <sub>RDS-ON</sub> |  |     | 110  |     | mΩ       |
| LS Switch On Resistance (5)                                   | LS <sub>RDS-ON</sub> |  |     | 19   |     | mΩ       |
| Switch Leakage  | SW <sub>LKG</sub>    | $V_{EN} = 0V, V_{SW} = 0V \text{ or } 12V$ |     | 0    | 5   | μΑ       |
| Current Limit   | I <sub>LIMIT</sub>   |  |     | 8    |     | Α        |
| Oscillator Frequency  | F <sub>sw</sub>      | $V_{FB} = 0.75V$                           | 350 | 500  | 650 | kHz      |
| Fold-back Frequency   | F <sub>FB</sub>      | V <sub>FB</sub> = 100mV                    |     | 0.25 |     | $f_{SW}$ |
| Maximum Duty Cycle  | D <sub>MAX</sub>     | V <sub>FB</sub> = 700mV                    | 85  | 90   |     | %        |
| Feedback Voltage  | $V_{FB}$             |  | 785 | 805  | 825 | mV       |
| Feedback Current  | I <sub>FB</sub>      | V <sub>FB</sub> = 800mV                    |     | 10   | 50  | nA       |
| EN Input Low Voltage  | VIL <sub>EN</sub>    |  |     |      | 0.4 | V        |
| EN Input High Voltage   | VIH <sub>EN</sub>    |  | 2   |      |     | V        |
| EN Input Current  | I <sub>EN</sub>      | V <sub>EN</sub> = 2V                       |     | 2    |     | μΑ       |
| EN Input Current  |                      | $V_{EN} = 0V$                              |     | 0    |     |          |
| EN Turn Off Delay   | EN <sub>Td-Off</sub> |  |     | 5    |     | µsec     |
| Power Good Rising Threshold                                   | PG <sub>Vth-Hi</sub> |  |     | 0.9  |     | $V_{FB}$ |
| Power Good Falling Threshold                                  | $PG_{Vth-Lo}$        |  |     | 0.7  |     | $V_{FB}$ |
| Power Good Delay  | $PG_{Td}$            |  |     | 250  |     | μs       |
| Power Good Sink Current Capability                            | $V_{PG}$             | Sink 4mA                                   |     |      | 0.4 | V        |
| Power Good Leakage Current                                    | I <sub>PG_LEAK</sub> | $V_{PG} = 3.3V$                            |     |      | 10  | nA       |
| V <sub>IN</sub> Under Voltage Lockout Threshold Rising        | INUV <sub>Vth</sub>  |  | 3.8 | 4.0  | 4.2 | V        |
| V <sub>IN</sub> Under Voltage Lockout<br>Threshold Hysteresis | INUV <sub>HYS</sub>  |  |     | 880  |     | mV       |
| VCC Regulator   | V <sub>cc</sub>      |  |     | 5    |     | V        |
| VCC Load Regulation   |                      | 1cc=5mA                                    |     | 5    |     | %        |
| Thermal Shutdown  | $T_{SD}$             |  |     | 150  |     | °C       |




# **PIN FUNCTIONS**


| Pin #<br>QFN14 | Pin #<br>SOIC8E | Name | Description   |  |
|----------------|-----------------|------|---|--|
| 1              | 1               | IN   | Supply Voltage. The MP8775 operates from a +4.5V to +23V input rail. C1 is needed to decouple the input rail. Use wide PCB traces and multiple vias to make the connection.   |  |
| 2,3,4,5        | 2               | SW   | Switch Output. Use wide PCB traces and multiple vias to make the connection.  |  |
| 6              | 3               | BST  | Bootstrap. A capacitor connected between SW and BST pins is required to form a floating supply across the high-side switch driver.  |  |
| 7              | 4               | EN   | EN=1 to enable the MP8775.  |  |
| 8              | 5               | FB   | Feedback. An external resistor divider from the output to GND, tapped to the FB pin, sets the output voltage. To prevent current limit run away during a short circuit fault condition the frequency fold-back comparator lowers the oscillator frequency when the FB voltage is below 200mV. |  |
| 9              | 1               | PG   | Power Good Output, the output of this pin is open drain. Power good threshold is 90% low to high with typical 250µs delay and 70% high to low of regulation value.  |  |
| 10             | 6               | AAM  | onnects to a voltage set by 2 resistor dividers forces MP8775 into non-<br>nchronous mode when load is small.   |  |
| 11             | 7               | VCC  | Bias Supply. Decouple with 0.1µF capacitor.   |  |
| 12,13          | 8               | GND  | System Ground. This pin is the reference ground of the regulated output voltage. For this reason care must be taken in PCB layout.  |  |
| 14             | -1              | AGND | Ground. Connect these pins with larger copper areas to the negative terminals of the input and output capacitors. Connect exposed pad to GND plane for proper thermal performance.  |  |





# TYPICAL PERFORMANCE CHARACTERISTICS


 $V_{IN}$ =12V,  $V_{OUT}$  =1.8V, L=1.0 $\mu$ H,  $T_A$ =+25°C, unless otherwise noted.















**Operating Range** 














# TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 $V_{IN}$ =12V,  $V_{OUT}$  =1.8V, L=1.0 $\mu$ H,  $T_A$ =+25°C, unless otherwise noted.









# **BLOCK DIAGRAM**




Figure 1—Functional Block Diagram



### **OPERATION**

The MP8775 is a high frequency synchronous rectified step-down switch mode converter with built in internal power MOSFETs. It offers a very compact solution to achieve more than 5A continuous output current over a wide input supply range with excellent load and line regulation.

The MP8775 operates in a fixed frequency, peak current control mode to regulate the output voltage. A PWM cycle is initiated by the internal clock. The integrated high-side power MOSFET is turned on and remains on until its current reaches the value set by the COMP voltage. When the power switch is off, it remains off until the next clock cycle starts. If, in 90% of one PWM period, the current in the power MOSFET does not reach the COMP set current value, the power MOSFET will be forced to turn off.

### **Error Amplifier**

The error amplifier compares the FB pin voltage with the internal 0.8V reference (REF) and outputs a current proportional to the difference between the two. This output current is then used to charge or discharge the internal compensation network to form the COMP voltage, which is used to control the power MOSFET current. The optimized internal compensation network minimizes the external component counts and simplifies the control loop design.

#### Internal Regulator

Most of the internal circuitries are powered from the 5V internal regulator. This regulator takes the VIN input and operates in the full VIN range. When VIN is greater than 5.0V, the output of the regulator is in full regulation. When VIN is lower than 5.0V, the output decreases, a 0.1uF ceramic capacitor for decoupling purpose is required.

### **Enable**

The MP8775 has a dedicated Enable pin (EN). By pulling it high or low, the IC can be enabled and disabled by EN. Tie EN to VIN through a resistor for automatic start up. To disable the part, EN must be pulled low for at least 5µs.

#### **Under-Voltage Lockout (UVLO)**

Under-voltage lockout (UVLO) is implemented to protect the chip from operating at insufficient supply voltage. The MP8775 UVLO comparator monitors the output voltage of the internal regulator, VCC. The UVLO rising threshold is about 4.0V while its falling threshold is a consistent 3.2V.

#### **Internal Soft-Start**

The soft-start is implemented to prevent the converter output voltage from overshooting during startup. When the chip starts, the internal circuitry generates a soft-start voltage (SS) ramping up from 0V to 1.2V. When it is lower than the internal reference (REF), SS overrides REF so the error amplifier uses SS as the reference. When SS is higher than REF, REF regains control.

#### Over-Current-Protection and Latch off

The MP8775 has cycle-by-cycle over current limit when the inductor current peak value exceeds the set current limit threshold.

When output voltage drops below 70% of the reference, and inductor current exceeds the current limit at the meantime, MP8775 will be latched off. This is especially useful to ensure system safety under fault condition. The MP8775 clears the latch once the EN or input power is recycled.

The latch-off function is disabled during soft-start duration.

#### **Thermal Shutdown**

Thermal shutdown is implemented to prevent the chip from operating at exceedingly high temperatures. When the silicon die temperature is higher than 150°C, it shuts down the whole chip. When the temperature is lower than its lower threshold, typically 140°C, the chip is enabled again.



# Floating Driver and Bootstrap Charging

The floating power MOSFET driver is powered by an external bootstrap capacitor. This floating driver has its own UVLO protection. This UVLO's rising threshold is 2.2V with a hysteresis of 150mV. The bootstrap capacitor voltage is regulated internally by VIN through D1, M1, C4, L1 and C2 (Figure 2). If (VIN-VSW) is more than 5V, U1 will regulate M1 to maintain a 5V BST voltage across C4.




Figure 2—Internal Bootstrap Charging Circuit

# Startup and Shutdown

If both VIN and EN are higher than their appropriate thresholds, the chip starts. The reference block starts first, generating stable reference voltage and currents, and then the internal regulator is enabled. The regulator provides stable supply for the remaining circuitries.

Three events can shut down the chip: EN low, VIN low and thermal shutdown. In the shutdown procedure, the signaling path is first blocked to avoid any fault triggering. The COMP voltage and the internal supply rail are then pulled down. The floating driver is not subject to this shutdown command.



### APPLICATION INFORMATION

#### **Setting the Output Voltage**

The external resistor divider is used to set the output voltage (see Typical Application on page 1). The feedback resistor R1 also sets the feedback loop bandwidth with the internal compensation capacitor (see Typical Application on page 1). Choose R1 to be around  $10k\Omega$  for optimal transient response. R2 is then given by:

$$R2 = \frac{R1}{\frac{V_{OUT}}{0.8V} - 1}$$

The T-type network is highly recommended, as Figure 3 shows.




Figure 3— T-type Network

Table 1 lists the recommended T-type resistors value for common output voltages.

Table 1—Resistor Selection for Common Output Voltages

| V <sub>OUT</sub> (V) | R1 (kΩ)  | R2 (kΩ)  | Rt (kΩ)  |  |
|----------------------|----------|----------|----------|--|
| 1.05                 | 3.09(1%) | 10(1%)   | 24.9(1%) |  |
| 1.2                  | 4.99(1%) | 10(1%)   | 24.9(1%) |  |
| 1.8                  | 10(1%)   | 8.06(1%) | 24.9(1%) |  |
| 2.5                  | 10(1%)   | 4.75(1%) | 24.9(1%) |  |
| 3.3                  | 10(1%)   | 3.16(1%) | 24.9(1%) |  |
| 5                    | 10(1%)   | 1.91(1%) | 24.9(1%) |  |

## Selecting the Inductor

A 1 $\mu$ H to 10 $\mu$ H inductor with a DC current rating of at least 25% percent higher than the maximum load current is recommended for most applications. For highest efficiency, the inductor DC resistance should be less than 15m $\Omega$ . For most designs, the inductance value can be derived from the following equation.

$$L_{1} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_{1} \times f_{OSC}}$$

Where  $\Delta I_L$  is the inductor ripple current.

Choose inductor current to be approximately 30% of the maximum load current. The maximum inductor peak current is:

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_{L}}{2}$$

Under light load conditions below 100mA, larger inductance is recommended for improved efficiency.

# **Setting the AAM Voltage**

The AAM voltage is used to setting the transition point from AAM to CCM. It should be chosen to provide the best combination of efficiency, stability, ripple, and transient.

If the AAM voltage is set lower, then stability and ripple improves, but efficiency during AAM mode and transient degrades. Likewise, if the AAM voltage is set higher, then the efficiency during AAM and transient improves, but stability and ripple degrades. So the optimal balance point of AAM voltage for good efficiency, stability, ripple and transient should be found out.

As figure 4 show, AAM voltage can get from  $V_{CC}$  (5V) pin by using a resistor divider.




Figure 4— AAM Network

The optimized AAM can be got from Figure 5. Generally, choose R4 to be around 10 k $\Omega$ , R3 is then given by:

$$R3 = R4(\frac{VCC}{AAM} - 1)$$




Figure 5— AAM Selection for Common Output Voltages (V<sub>IN</sub>=7V-23V)

## **Selecting the Input Capacitor**

The input current to the step-down converter is discontinuous, therefore a capacitor is required to supply the AC current to the step-down converter while maintaining the DC input voltage. Use low ESR capacitors for the best performance. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients. For most applications, a 22µF capacitor is sufficient.

Since the input capacitor (C1) absorbs the input switching current it requires an adequate ripple current rating. The RMS current in the input capacitor can be estimated by:

$$I_{C1} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

The worse case condition occurs at  $V_{IN} = 2V_{OUT}$ , where:

$$I_{C1} = \frac{I_{LOAD}}{2}$$

For simplification, choose the input capacitor whose RMS current rating greater than half of the maximum load current.

The input capacitor can be electrolytic, tantalum or ceramic. When using electrolytic or tantalum capacitors, a small, high quality ceramic capacitor, i.e.  $0.1\mu F$ , should be placed as close to the IC as possible. When using ceramic capacitors, make sure that they have enough capacitance to provide sufficient charge to prevent excessive voltage ripple at input. The

input voltage ripple caused by capacitance can be estimated by:

$$\Delta V_{IN} = \frac{I_{LOAD}}{f_{S} \times C1} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

#### **Selecting the Output Capacitor**

The output capacitor (C2) is required to maintain the DC output voltage. Ceramic, tantalum, or low ESR electrolytic capacitors are recommended. Low ESR capacitors are preferred to keep the output voltage ripple low. The output voltage ripple can be estimated by:

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{S}} \times L_{1}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times \left(R_{\text{ESR}} + \frac{1}{8 \times f_{\text{S}} \times C2}\right)$$

Where  $L_1$  is the inductor value and RESR is the equivalent series resistance (ESR) value of the output capacitor.

In the case of ceramic capacitors, the impedance at the switching frequency is dominated by the capacitance. The output voltage ripple is mainly caused by the capacitance. For simplification, the output voltage ripple can be estimated by:

$$\Delta V_{\text{out}} = \frac{V_{\text{out}}}{8 \times f_s^2 \times L_1 \times C2} \times \left(1 - \frac{V_{\text{out}}}{V_{\text{in}}}\right)$$

In the case of tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated to:

$$\Delta V_{\text{out}} = \frac{V_{\text{out}}}{f_{\text{s}} \times L_{1}} \times \left(1 - \frac{V_{\text{out}}}{V_{\text{IN}}}\right) \times R_{\text{ESR}}$$

The characteristics of the output capacitor also affect the stability of the regulation system. The MP8775 can be optimized for a wide range of capacitance and ESR values.



#### **External Bootstrap Diode**

An external bootstrap diode may enhance the efficiency of the regulator, the applicable conditions of external BST diode are:

- V<sub>OUT</sub> is 5V or 3.3V; and
- Duty cycle is high:  $D = \frac{V_{OUT}}{V_{IN}} > 65\%$

In these cases, an external BST diode is recommended from the VCC pin to BST pin, as shown in Figure 6.





Figure 6—Add Optional External Bootstrap
Diode to Enhance Efficiency

The recommended external BST diode is IN4148, and the BST cap is 0.1~1µF.

## **PC Board Layout**

The high current paths (GND, IN and SW) should be placed very close to the device with short, direct and wide traces. The input capacitor needs to be as close as possible to the IN and GND pins. The external feedback resistors should be placed next to the FB pin. Keep the switching node SW short and away from the feedback network.



**Bottom Layer** 

000

000

0 0 0 0 0

0 0 0 0 0


0


Figure 7—PCB Layout




# **PACKAGE INFORMATION**

## 3mm x 4mm QFN14






0.80 1.00 0.00 0.05



**BOTTOM VIEW** 

#### SIDE VIEW

**DETAIL** A



# RECOMMENDED LAND PATTERN


#### NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS
- 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH
  3) LEAD COPLANARITY SHALL BE0.10 MILLIMETER MAX
  4) JEDEC REFERENCE IS MO-229, VARIATION VGED-3.

- 5) DRAWING IS NOT TO SCALE



### PACKAGE INFORMATION



**NOTICE:** The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.

© 2013 MPS. All Rights Reserved.