

DESCRIPTION

The MP92325 is a high-frequency, synchronous, rectified, step-down, switch-mode converter with built-in, internal power MOSFETs. It offers a very compact solution that achieves 3A of continuous output current with excellent load and line regulation over a wide input supply range. The MP92325 uses synchronous mode operation for higher efficiency over the output current load range.

Current-mode operation provides a fast transient response and eases loop stabilization.

Full protection features include over-current protection (OCP) and thermal shutdown.

The MP92325 requires a minimum number of readily available, standard, external components and is available in a space-saving, 8-pin TSOT23 package.

FEATURES



- Wide 4.5V to 24V Operating Input Range
- 90mΩ/40mΩ Low $R_{DS(ON)}$ Internal Power MOSFETs
- Low Quiescent Current
- High-Efficiency Synchronous Mode Operation
- Fixed 500kHz Switching Frequency
- Frequency Sync from 200kHz to 2MHz External Clock
- Power Save Mode at Light Load
- Internal Soft Start
- Power Good Indicator
- Over-Current Protection (OCP) and Hiccup
- Thermal Shutdown
- Output Adjustable from 0.8V
- Available in an 8-Pin TSOT-23 Package

APPLICATIONS

- Notebook Systems and I/O Power
- Digital Set-Top Boxes
- Flat-Panel Televisions and Monitors

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION




ORDERING INFORMATION

Part Number*	Package	Top Marking
MP92325GJ	TSOT23-8	AKE

* For Tape & Reel, add suffix -Z (e.g. MP92325GJ-Z)

PACKAGE REFERENCE



ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

V_{IN}	-0.3V to +28V
V_{SW}	-0.3V (-5V < 10ns) to +28V (30V < 10ns)
V_{BST}	$V_{SW} + 6V$
All other pins	-0.3V to +6V
Continuous power dissipation ($T_A = +25^\circ C$) ⁽²⁾	1.25W
Junction temperature	150°C
Lead temperature	260°C
Storage temperature	-65°C to 150°C

RECOMMENDED OPERATING CONDITIONS ⁽³⁾

Supply voltage (V_{IN})	4.5 to 24V
Output voltage (V_{OUT})	0.8V to $V_{IN} * D_{MAX}$
Operating junction temp (T_J) ...	-40°C to +125°C

Thermal Resistance ⁽⁴⁾	θ_{JA}	θ_{JC}
TSOT23-8	100	55

°C/W

NOTES:

- Exceeding these ratings may damage the device.
- The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-to-ambient thermal resistance θ_{JA} , and the ambient temperature T_A . The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = $(T_J$ (MAX) - T_A) / θ_{JA} . Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- Measured on JESD51-7, 4-layer PCB.

ELECTRICAL CHARACTERISTICS

$V_{IN} = 12V$, $T_A = 25^{\circ}C$, unless otherwise noted.

Parameter	Symbol	Condition	Min	Typ	Max	Units
Supply current (shutdown)	I_{IN}	$V_{EN} = 0V$		5.5		μA
Supply current (quiescent)	I_q	$V_{EN} = 2V$, $V_{FB} = 1V$	130	180	240	μA
HS switch on resistance	HS_{RDS-ON}	$V_{BST-SW} = 5V$		90		$m\Omega$
LS switch on resistance	LS_{RDS-ON}	$V_{CC} = 5V$		40		$m\Omega$
Switch leakage	SW_{LKG}	$V_{EN} = 0V$, $V_{SW} = 12V$			1	μA
Current limit ⁽⁵⁾	I_{LIMIT}	Duty cycle = 40%	4.5	5.5	6.5	A
Oscillator frequency	f_{SW}	$V_{FB} = 750mV$	420	500	620	kHz
Foldback frequency	f_{FB}	$V_{FB} = 200mV$		0.5		f_{SW}
Maximum duty cycle	D_{MAX}	$V_{FB} = 750mV$	90	95		%
Minimum on time ⁽⁵⁾	$T_{ON MIN}$			60		ns
Sync frequency range	f_{SYNC}		0.2		2	MHz
Feedback voltage	V_{FB}	$T_A = 25^{\circ}C$	783	791	799	mV
Feedback current	I_{FB}	$V_{FB} = 820mV$		10	50	nA
EN rising threshold	$V_{EN RISING}$		1.2	1.4	1.6	V
EN hysteresis	$V_{EN HYS}$		80	150	220	mV
EN input current	I_{EN}	$V_{EN} = 2V$	1.5	2	2.5	μA
		$V_{EN} = 0$		0	50	nA
EN turn off delay	EN_{Td-off}		6	10	14	μs
Power good rising threshold	PG_{VTH-HI}			0.9		V_{FB}
Power good falling threshold	PG_{VTH-LO}			0.85		V_{FB}
Power good delay	PG_{Td}			40		μs
Power good sink current capability	V_{PG}	Sink 1mA			0.4	V
Power good leakage current	$I_{PG-LEAK}$				1	μA
VIN under-voltage lockout threshold rising	$INUV_{Vth}$		3.7	3.9	4.1	V
VIN under-voltage lockout threshold hysteresis	$INUV_{HYS}$		550	650	750	mV
VCC regulator	V_{CC}		4.65	4.9	5.15	V
VCC load regulation		$I_{CC} = 5mA$	0	1	3	%
Soft-start period	T_{SS}		0.8	1.5	2.2	ms
Thermal shutdown ⁽⁵⁾				150		$^{\circ}C$
Thermal hysteresis ⁽⁵⁾				20		$^{\circ}C$

NOTE:


5) Guaranteed by design.

TYPICAL CHARACTERISTICS

$V_{IN} = 12V$, $V_{OUT} = 3.3V$, $L = 4.9\mu H$, $T_A = 25^\circ C$, unless otherwise noted.


Load Regulation

$V_{IN}=5V$ to 24V, $I_{OUT}=0.1A$ to 3A




Line Regulation

$V_{IN}=5V$ to 24V




Peak Current vs. Duty Cycle




Enabled Supply Current vs. Input Voltage

$V_{IN}=4.5V$ to 24V, $EN=5V$




Case Temperature Rise vs. Output Current

$V_{OUT}=3.3V$, $I_{OUT}=0$ to 3A
2 Layers PCB, Size: 6.35cm X 4.84cm




Case Temperature Rise vs. Output Current

$V_{OUT}=5V$, $I_{OUT}=0$ to 3A,
2 Layers PCB, Size: 6.35cm X 4.84cm












Efficiency vs. Output Current

$I_{OUT}=0.01A$ to 3A




TYPICAL PERFORMANCE CHARACTERISTICS
 $V_{IN} = 12V$, $V_{OUT} = 3.3V$, $L = 4.9\mu H$, $T_A = 25^\circ C$, unless otherwise noted.

Input/Output Ripple
 $I_{OUT} = 0A$

Input/Output Ripple
 $I_{OUT} = 3A$

V_{IN} Start-Up
 $I_{OUT} = 0A$

V_{IN} Start-Up
 $I_{OUT} = 3A$

V_{IN} Shutdown
 $I_{OUT} = 0A$

V_{IN} Shutdown
 $I_{OUT} = 3A$

EN Start-Up
 $I_{OUT} = 0A$

EN Start-Up
 $I_{OUT} = 3A$

EN Shutdown
 $I_{OUT} = 0A$



TYPICAL PERFORMANCE CHARACTERISTICS (CONTINUED)

$V_{IN} = 12V$, $V_{OUT} = 3.3V$, $L = 4.9\mu H$, $T_A = 25^\circ C$, unless otherwise noted.


EN Shutdown
 $I_{OUT} = 3A$




Short-Circuit Entry




Short-Circuit




Short-Circuit Recovery




EN Start-Up (PG)
 $I_{OUT} = 0A$




EN Start-Up (PG)
 $I_{OUT} = 3A$




EN Shutdown (PG)
 $I_{OUT} = 0A$



EN Shutdown (PG)
 $I_{OUT} = 3A$



Load Transient Response
 $I_{OUT} = 1A$ to $3A$



PIN FUNCTIONS

Package Pin #	Name	Description
1	PG	Power good output. The output of PG is an open drain. PG is pulled up to VCC by an external resistor when the output voltage exceeds 90% of the normal voltage. There is a 40 μ s delay between the detection that FB \geq 90% and PG going high.
2	IN	Supply voltage. IN supplies power to the internal MOSFET and regulator. The MP92325 operates from a +4.5V to +24V input rail. Requires a low ESR, low-inductance capacitor (C1) to decouple the input rail. Place the input capacitor very close to IN and connect it with wide PCB traces and multiple vias.
3	SW	Switch output. Connect SW to the inductor and bootstrap capacitor. SW is driven up to V _{IN} by the high-side switch during the PWM duty cycle on time. The inductor current drives SW negative during the off time. The on resistance of the low-side switch and the internal body diode fixes the negative voltage. Connect using wide PCB traces and multiple vias.
4	GND	System ground. GND is the reference ground of the regulated output voltage and requires careful consideration during PCB layout. Connect GND to PCB ground with coppers and vias.
5	BST	Bootstrap. A capacitor and a 20 Ω resistor connected between SW and BST are required to form a floating supply across the high-side switch driver.
6	EN/SYNC	Set EN/SYNC = 1 to enable the MP92325. An external clock can be applied to EN/SYNC to change the switching frequency. For automatic start-up, connect EN to VIN with a 100k Ω resistor.
7	VCC	Bias supply. Decouple with a 0.1 μ F-0.22 μ F capacitor. The capacitance should be no more than 0.22 μ F.
8	FB	Feedback. An external resistor divider from the output to GND tapped to FB sets the output voltage. To prevent a current-limit runaway during a short-circuit fault condition, the frequency foldback comparator lowers the oscillator frequency when the FB voltage is below 400mV.

BLOCK DIAGRAM




Figure 1: Functional Block Diagram

OPERATION

The MP92325 is a high-frequency, synchronous, rectified, step-down, switch mode converter with built-in, internal power MOSFETs. It offers a very compact solution that achieves 3A of continuous output current with excellent load and line regulation over a wide input supply range.

The MP92325 operates in a fixed-frequency, peak-current control mode to regulate the output voltage. A PWM cycle is initiated by the internal clock. The integrated high-side power MOSFET is turned on and remains on until its current reaches the value set by the COMP voltage. When the power switch is off, it remains off until the next clock cycle starts. If the current in the power MOSFET does not reach the COMP-set current value within 95% of one PWM period, the power MOSFET is forced off.

Internal Regulator

Most of the internal circuitries are powered from the 5V internal regulator. This regulator takes the V_{IN} input and operates in the full V_{IN} range. When V_{IN} is greater than 5.0V, the output of the regulator is in full regulation. When V_{IN} is lower than 5.0V, the output decreases. A 0.1 μ F ceramic capacitor is required for decoupling.

Error Amplifier (EA)

The error amplifier compares the FB voltage with the internal 0.8V reference (REF) and outputs a COMP voltage (V_{COMP}), which is used to control the power MOSFET current. The optimized internal compensation network minimizes the external component counts and simplifies the control loop design.

Power-Save Mode for Light-Load Condition

The MP92325 uses advanced asynchronous modulation (AAM) power-save mode in light load. Under heavy-load conditions, V_{COMP} is higher than V_{AAM} . When the clock goes high, the high-side power MOSFET turns on and remains on until $V_{ILsense}$ reaches the value set by V_{COMP} . The internal clock resets whenever V_{COMP} is higher than V_{AAM} . Under light-load conditions, V_{COMP} is low. When V_{COMP} is less than V_{AAM} and V_{FB} is less than V_{REF} , V_{COMP} ramps up until it exceeds V_{AAM} . During this time, the internal clock is blocked, and the MP92325

skips some pulses for pulse frequency modulation (PFM) mode to achieve a light-load power save.




Figure 2: Simplified AAM Control Logic

For $V_{IN} = 12V$, $V_{OUT} = 3.3V$, $L = 4.9\mu H$, the inductor peak current is set to about 500mA internally at light load. The internal AAM voltage varies with the duty cycle to keep the inductor peak current constant.




Figure 3: AAM Selection for Common Output Voltages ($V_{IN} = 4.5V - 24V$)

Enable/SYNC Control

EN/SYNC is a digital control pin that turns the regulator on and off. Drive EN/SYNC high to turn on the regulator; drive EN/SYNC low to turn off the regulator. There is an internal 1M Ω resistor from EN/SYNC to GND that enables EN/SYNC to be floated to shut down the chip. The EN/SYNC voltage is clamped at around 6.5V by an internal Zener diode. Be sure to use a pull-up resistor that is large enough to connect V_{IN} and EN/SYNC to limit the EN/SYNC input current to below 100 μ A. Generally, a resistor around 100k should be sufficient.

The MP92325 can be synchronized to the external clock range from 200kHz up to 2MHz through EN/SYNC 2ms after the output voltage is set with the internal clock rising edge synchronized to the external clock rising edge.

The EN/SYNC logic high voltage should be higher than 2V. The EN/SYNC logic low voltage should be lower than 400mV. The EN/SYNC logic high pulse width must be less than 1.6 μ s; otherwise, the internal clock may turn on the high-side MOSFET again. The EN/SYNC logic low pulse width must be less than 6 μ s; otherwise the MP92325 may shut down.

Power Good Indicator

The MP92325 uses an open drain for the power good indicator. When FB is higher than 90% of the regulation voltage, PG is pulled up to VCC by the external resistor. If the FB voltage drops down to 85% of the regulation voltage, PG is pulled down to ground by an internal MOSFET.

Under-Voltage Lockout (UVLO)

Under-voltage lockout (UVLO) is implemented to protect the chip from operating at an insufficient supply voltage. The MP92325's UVLO comparator monitors the output voltage of the internal regulator (VCC). The UVLO rising threshold is about 3.9V, while its falling threshold is consistent at 3.25V.

Internal Soft Start (SS)

The soft start is implemented to prevent the converter output voltage from overshooting during start-up. When the chip starts, the internal circuitry generates a soft-start (SS) voltage that ramps up from 0V. The soft-start period lasts until the voltage on the soft-start capacitor exceeds the reference voltage of 0.8V. At this point, the reference voltage takes over. The soft-start time is set to around 1.5ms internally.

Over-Current Protection (OCP) and Hiccup

The MP92325 uses a cycle-by-cycle over-current limit when the inductor current peak value exceeds the set current limit threshold. The output voltage begins to drop until FB is below the under-voltage (UV) threshold, typically 50% below the reference. Once UV is triggered, the MP92325 enters hiccup mode to restart the part periodically. This protection mode is especially useful when the output is dead-shortened to ground. The average short-circuit current is greatly reduced to alleviate thermal issues and protect the regulator. The MP92325 exits hiccup mode once the over-current condition is removed.

Thermal Shutdown

Thermal shutdown is implemented to prevent the chip from operating at exceedingly high temperatures. When the silicon die temperature is higher than 150°C, the entire chip shuts down. When the temperature is below its lower threshold (typically 130°C), the chip is enabled again.

Floating Driver and Bootstrap Charging

The floating power MOSFET driver is powered by an external bootstrap capacitor. This floating driver has its own UVLO protection. The UVLO rising threshold is 2.2V with a hysteresis of 150mV. The bootstrap capacitor voltage is regulated internally by V_{IN} through D1, R5, C5, L1, and C2 (see Figure 4). If $V_{IN}-V_{SW}$ is more than 5V, U1 regulates M1 to maintain a 5V BST voltage across C5.




Figure 4: Internal Bootstrap Charging Circuit

Start-Up and Shutdown

If both V_{IN} and EN/SYNC are higher than their appropriate thresholds, the chip starts. The reference block starts first, generating a stable reference voltage and current, and then the internal regulator is enabled. The regulator provides a stable supply for the remaining circuitries.

Three events can shut down the chip: EN/SYNC low, V_{IN} low, and thermal shutdown. In the shutdown procedure, the signaling path is first blocked to avoid any fault triggering. V_{COMP} and the internal supply rail are then pulled down. The floating driver is not subject to this shutdown command.

APPLICATION INFORMATION

SETTING THE OUTPUT VOLTAGE

The external resistor divider is used to set the output voltage (see the Typical Application on page 1). The feedback resistor (R1) also sets the feedback loop bandwidth with the internal compensation capacitor. R2 can then be calculated with Equation (1):

$$R2 = \frac{R1}{\frac{V_{OUT}}{0.8V} - 1} \quad (1)$$

The T-type network (see Figure 5) is highly recommended.




Figure 5: T-Type Network

Table 1 lists the recommended T-type resistor values for common output voltages.

Table 1: Resistor Selection for Common Output Voltages

V _{OUT} (V)	R1 (kΩ)	R2 (kΩ)	Rt (kΩ)	L (μH)	Cf (μF)
1	20.5	76.8	100	1.8	15
1.2	20.5	39.2	100	1.8	15
1.8	40.2	31.6	56	3.3	15
2.5	40.2	18.7	56	3.3	15
3.3	40.2	12.7	33	4.9	15
5	40.2	7.5	33	4.9	15

Selecting the Inductor

A 1μH-to-22μH inductor with a DC current rating at least 25% percent higher than the maximum load current is recommended for most applications. For the highest efficiency, the inductor's DC resistance should be less than 15mΩ. For most designs, the inductance value can be derived from Equation (2):

$$L_1 = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_L \times f_{OSC}} \quad (2)$$

Where ΔI_L is the inductor ripple current.

Choose the inductor current to be approximately 30% of the maximum load current. The maximum inductor peak current can be calculated with Equation (3):

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_L}{2} \quad (3)$$

Under light-load conditions below 100mA, a larger inductance is recommended for improved efficiency.

Selecting the Input Capacitor

The input current to the step-down converter is discontinuous and therefore requires a capacitor to supply AC current to the step-down converter while maintaining the DC input voltage. Use low ESR capacitors for the best performance. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients. For most applications, a 22μF capacitor is sufficient.

Since the input capacitor (C1) absorbs the input switching current, it requires an adequate ripple current rating. The RMS current in the input capacitor can be estimated with Equation (4):

$$I_{C1} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)} \quad (4)$$

The worse case condition occurs at $V_{IN} = 2V_{OUT}$, shown in Equation (5):

$$I_{C1} = \frac{I_{LOAD}}{2} \quad (5)$$

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

The input capacitor can be electrolytic, tantalum, or ceramic. When using electrolytic or tantalum capacitors, a small, high-quality ceramic capacitor (i.e.: 0.1μF) should be placed as close to the IC as possible. When using ceramic capacitors, ensure that they have enough capacitance to provide a sufficient charge to prevent excessive voltage ripple at the input. The input voltage ripple caused by capacitance can be estimated with Equation (6):

$$\Delta V_{IN} = \frac{I_{LOAD}}{f_s \times C1} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \quad (6)$$

Selecting the Output Capacitor

The output capacitor (C2) is required to maintain the DC output voltage. Ceramic, tantalum, or low ESR electrolytic capacitors are recommended. Low ESR capacitors are preferred for keeping the output voltage ripple low. The output voltage ripple can be estimated with Equation (7):

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_s \times L_1} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times \left(R_{ESR} + \frac{1}{8 \times f_s \times C_2}\right) \quad (7)$$

Where L_1 is the inductor value and R_{ESR} is the equivalent series resistance (ESR) value of the output capacitor.

For ceramic capacitors, the impedance at the switching frequency is dominated by the capacitance. The output voltage ripple is mainly caused by the capacitance. For simplification, the output voltage ripple can be estimated with Equation (8):

$$\Delta V_{OUT} = \frac{V_{OUT}}{8 \times f_s^2 \times L_1 \times C_2} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \quad (8)$$

In the case of tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated with Equation (9):

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_s \times L_1} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times R_{ESR} \quad (9)$$

The characteristics of the output capacitor also affect the stability of the regulation system. The MP92325 can be optimized for a wide range of capacitance and ESR values.

External Bootstrap Diode

An external bootstrap diode may enhance the efficiency of the regulator, the applicable conditions of the external BST diode are:

- V_{OUT} is 5V or 3.3V
- Duty cycle is high: $D = \frac{V_{OUT}}{V_{IN}} > 65\%$

In these cases, an external BST diode is recommended to be placed between VCC and BST (see Figure 6).




Figure 6: Optional External Bootstrap Diode Added to Enhance Efficiency

The recommended external BST diode is IN4148, and the BST cap is recommended to be 0.1µF - 1µF.

PCB Layout Guidelines ⁽⁶⁾

Efficient PCB layout is critical for stable operation. For best results, refer to Figure 7 and follow the guidelines below.

1. Keep the connection of the input ground and GND as short and wide as possible.
2. Keep the connection of the input capacitor and IN as short and wide as possible.
3. Ensure that all feedback connections are short and direct.
4. Place the feedback resistors and compensation components as close to the chip as possible.
5. Route SW away from sensitive analog areas such as FB.

NOTE:

- 6) The recommended layout is based on Figure 8: Typical Application Circuit on page 14.

Design Example

Table 2 is a design example following the application guidelines for the specifications below.

Table 2: Design Example

V_{IN}	19V
V_{OUT}	5V
I_O	3A

The detailed application schematics are shown in Figure 8 through Figure 13. The typical performance and circuit waveforms are shown in the Typical Performance Characteristics section. For more device applications, please refer to the related evaluation board datasheets.










Figure 7: Sample Board Layout

TYPICAL APPLICATION CIRCUITS



 Figure 8: $V_o = 5V$, $I_o = 3A$

 Figure 9: $V_o = 3.3V$, $I_o = 3A$

 Figure 10: $V_o = 2.5V$, $I_o = 3A$

TYPICAL APPLICATION CIRCUITS (continued)



 Figure 11: $V_o = 1.8V$, $I_o = 3A$

 Figure 12: $V_o = 1.2V$, $I_o = 3A$

 Figure 13: $V_o = 1V$, $I_o = 3A$

PACKAGE INFORMATION


TSOT23-8




TOP VIEW




RECOMMENDED LAND PATTERN



FRONT VIEW



SIDE VIEW



DETAIL "A"

NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURR.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.10 MILLIMETERS MAX.
- 5) JEDEC REFERENCE IS MO-193, VARIATION BA.
- 6) DRAWING IS NOT TO SCALE.
- 7) PIN 1 IS LOWER LEFT PIN WHEN READING TOP MARK FROM LEFT TO RIGHT, (SEE EXAMPLE TOP MARK)

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.