The MAX24705 and MAX24710 are flexible, high-performance timing and clock synthesizer ICs that include a DPLL and two independent APLLs. When locked to one of two input clock signals, the device performs any-to-any frequency conversion. From any input clock frequency 2kHz to 750MHz the device can produce frequency-locked APLL output frequencies up to 750MHz and as many as 10 differential (20 CMOS) output clock signals that are integer divisors of the APLL frequencies. Input jitter can be attenuated by an internal low-bandwidth DPLL. The DPLL also provides truly hitless switching between input clocks and a high-resolution holdover capability. Input switching can be manual or automatic. Using only a low-cost crystal or oscillator, the devices can also serve as frequency synthesizer ICs. Output jitter is typically 0.18 to 0.3ps RMS for an APLL-only integer multiply and .25 to 0.4ps RMS for APLL-only fractional multiply or DPLL+APLL operation.